Feeds to Scour
SubscribedAll
Scoured 77944 posts in 2.41 s
Scalable Adaptive Memory Compiler Optimization via Multi-Objective Evolutionary Algorithms
dev.to·18h·
Discuss: DEV
Cache Optimization
Preview
Report Post
HeteroCache: A Dynamic Retrieval Approach to Heterogeneous KV Cache Compression for Long-Context LLM Inference
arxiv.org·15h
Cache-Aware Algorithms
Preview
Report Post
SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
danglingpointers.substack.com·1d·
Discuss: Substack
🤝Cooperative Threading
Preview
Report Post
FlipFlop: A Static Analysis-based Energy Optimization Framework for GPU Kernels
arxiv.org·15h
🎯CPU Dispatch
Preview
Report Post
ANN v3: 200ms p99 query latency over 100 billion vectors
turbopuffer.com·20h·
Discuss: Hacker News
Cache-Aware Algorithms
Preview
Report Post
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·55m
🔧RISC-V
Preview
Report Post
CUDA Programming: From Zero to GPU Kernels
pythongiant.github.io·9h·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
A Novel Side-channel Attack That Utilizes Memory Re-orderings (U. of Washington, Duke, UCSC et al.)
semiengineering.com·2h
📏Linear Memory
Preview
Report Post
Show HN: BackBuild – A framework for sequencing complex software delivery
arcaned.co·8h·
Discuss: Hacker News
🔄Incremental Compilation
Preview
Report Post
The Algebra of Speed: Mathematical Foundations of Computational Performance
ttsugriy.github.io·3d·
Discuss: Hacker News
Partial Evaluation
Preview
Report Post
FlashAttention 4: Faster, Memory-Efficient Attention for LLMs
digitalocean.com·8h
🗺️Region Inference
Preview
Report Post
Heaps do lie: debugging a memory leak in vLLM.
mistral.ai·5h·
Discuss: Hacker News
📊Memory Profilers
Preview
Report Post
Pushing the Packed SIMD Extension Over the Line: An Update on the Progress of Key RISC-V Extension
semiwiki.com·1d
🔧RISC-V
Preview
Report Post
Everyone deserves a better computer | Ahead Computing
aheadcomputing.com·4h·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
Memory Addressing and Memory Mapped I/O | by Tom Herbert | Jan, 2026
medium.com·2d
💾Allocator Design
Preview
Report Post
Co-optimization Approaches For Reliable and Efficient AI Acceleration (Peking University et al.)
semiengineering.com·3h
Performance
Preview
Report Post
Shared execution plan cache for Amazon Aurora PostgreSQL
aws.amazon.com·1d·
Discuss: Hacker News
Cache Optimization
Preview
Report Post
Inside Turbopack: Building Faster by Building Less
nextjs.org·2d·
🔄Incremental Compilation
Preview
Report Post
Subsystem many-hypercube codes: High-rate concatenated codes with low-weight syndrome measurements
link.aps.org·12h
🎯Bit-Vector Algorithms
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help